



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/725,325	12/01/2003	Fwu-luan Hshieh	GS 152 D1	2691

27774 7590 09/08/2005

MAYER, FORTKORT & WILLIAMS, PC
251 NORTH AVENUE WEST
2ND FLOOR
WESTFIELD, NJ 07090

EXAMINER

LOKE, STEVEN HO YIN

ART UNIT	PAPER NUMBER
----------	--------------

2811

DATE MAILED: 09/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/725,325

Applicant(s)

HSHIEH ET AL.

Examiner

Steven Loke

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 June 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 18, 19, 22, 23 and 25-27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 18, 19, 22, 23 and 25-27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2811

1. Claim 19 is objected to because of the following informalities: line 2, the phrase "a dopant" is unclear whether it is being referred to the dopant in claim 18; line 19, the phrase "elevated temperature" is unclear whether it is being referred to the elevated temperature in claim 18. Appropriate correction is required.

2. Claim 25 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 25, lines 24-25, the phrase "said elevated temperature is provided by a step in which a sacrificial oxide is grown along walls of said trench" is not understood. It should rewrite as "said elevated temperature further provides a step in which a sacrificial oxide is grown along walls of said trench".

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 18, 19, 22, 23, 25 and 26 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Yang (IDS filed on 12/1/03).

In regards to claim 18, Yang shows all the elements of the claimed invention in figs. 3a to 3f. It discloses a method of forming a trench MOSFET device, comprising: providing a substrate [52] of a first conductivity type (n-type); depositing an epitaxial layer [53] of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; forming a body region [57] of a

Art Unit: 2811

second conductivity type (p-type) within an upper portion of said epitaxial layer; etching a trench [71] extending into said epitaxial layer from an upper surface of said epitaxial layer, said trench extending to a greater depth from said upper surface of said epitaxial layer than does said body region; forming a doped region [62] of said first conductivity type between a bottom portion of said trench and said substrate, said doped region having a majority carrier concentration that is lower than that of said substrate and higher than that of said epitaxial layer (col. 5, line 59 to col. 6, line 8), wherein said doped region [62] is diffused and spans 100% of the distance from said trench bottom portion to said substrate; said steps of etching said trench [71] and forming said doped region [62] comprise: (a) forming a trench mask (the vertical portion of layer [61]) on said epitaxial layer; (b) etching said trench through said trench mask; (c) implanting a dopant of said first conductivity type through said trench mask; and (d) diffusing said dopant of said first conductivity type at elevated temperature; forming an insulating layer [60, 63] lining at least a portion of said trench; forming a conductive region [64] within said trench adjacent said insulating layer; and forming a source region [58] of said first conductivity type within an upper portion of said body region [57] and adjacent said trench.

In regards to claim 19, Yang further discloses said step of forming said doped region [62] comprises: (a) implanting a dopant of said first conductivity type into said epitaxial layer [53]; and (b) diffusing dopant of said first conductivity type at said elevated temperature (col. 5, lines 44 to 47).

In regards to claim 22, Yang further discloses said first conductivity type is n-type conductivity and said second conductivity type is p-type conductivity.

In regards to claim 23, Yang further discloses said dopant is phosphorous.

In regards to claim 26, Yang inherently discloses said trench MOSFET device is a silicon device because phosphorous is used as an n-type dopant. Only silicon device uses phosphorous as an n-type dopant.

In regards to claim 25, Yang shows all the elements of the claimed invention in figs. 3a to 3f. It discloses a method of forming a trench MOSFET device, comprising: providing a substrate [52] of a first conductivity type (n-type); depositing an epitaxial layer [53] of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; forming a body region [57] of a second conductivity type (p-type) within an upper portion of said epitaxial layer; etching a trench [71] extending into said epitaxial layer from an upper surface of said epitaxial layer, said trench extending to a greater depth from said upper surface of said epitaxial layer than does said body region; forming a doped region [62] of said first conductivity type between a bottom portion of said trench and said substrate, said doped region having a majority carrier concentration that is lower than that of said substrate and higher than that of said epitaxial layer (col. 5, line 59 to col. 6, line 8), wherein said steps of etching said trench [71] and forming said doped region [62] comprise: (a) forming a trench mask (the vertical portion of layer [61]) on said epitaxial layer; (b) etching said trench through said trench mask; (c) implanting a dopant of said first conductivity type through said trench mask; and (d) diffusing said dopant of said first conductivity type at

Art Unit: 2811

elevated temperature; forming an insulating layer [60, 63] lining at least a portion of said trench; forming a conductive region [64] within said trench adjacent said insulating layer; and forming a source region [58] of said first conductivity type within an upper portion of said body region [57] and adjacent said trench, wherein said elevated temperature further provides a step in which an oxide (the vertical portion of gate oxide [63]) is grown along walls of said trench.

The vertical portion of gate oxide [63] is considered as the sacrificial oxide because it forms at the same process step as the sacrificial oxide of the claimed invention.

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yang in view of Bulucea et al. (IDS filed on 12/1/03).

In regards to claim 27, Yang further discloses forming a metallic source contact adjacent an upper surface of the source region [58]; and forming a metallic drain contact adjacent said substrate [52, 54] (col. 5, lines 54-55).

Yang differs from the claimed invention by not showing forming a metallic gate contact adjacent an upper surface of said conductive region remote from said source region.

Bulucea et al. show forming a metallic gate contact [43a] adjacent an upper surface of said conductive region [36a] remote from said source region [28] in fig. 31A.

Art Unit: 2811

Since both Yang and Bulucea et al. teach a MOSFET with a gate electrode, it would have been obvious to have the metallic gate contact of Bulucea et al. in Yang because it provides connection between the semiconductor device and the external circuit.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (571) 272-1657. The examiner can normally be reached on 8:20 am to 5:50 pm.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sl
September 5, 2005

Steven Loke
Primary Examiner

